
FINAL REPORT

PROJECT N00014-07-1-0603

Attn: Terry Ericson
Office of Naval Research
ONR Code 331
875 North Randolph St,
Arlington, VA 22203-1995

**FREQUENCY-AGILE WIDE-BANDWIDTH POWER INTERFACE
TO SUPPORT INCREMENTAL VIRTUAL PROTOTYPING**

September 2011

Submitted by:
Dr. Roger A. Dougal, PI

with contributions by
Dr. Antonello Monti
E.ON Energy Research Center
RWTH Aachen University
(Germany)

Technical POC

Dr. Roger Dougal
Dept. of Electrical Engineering
University of South Carolina
Columbia, SC 29208
Telephone: (803) 777-7890
Fax: (803) 777-8045
email: dougal@engr.sc.edu

Administrative POC

Danielle McElwain
Sponsored Awards Management
901 Sumter Street
Columbia, SC 29208
Telephone: (803) 777-1119
Fax: (803) 777-4136
email: dmcelwai@mailbox.sc.edu

REPORT DOCUMENTATION PAGE

Form Approved
OMB No. 0704-0188

The public reporting burden for this collection of information is estimated to average 1 hour per response, including the time for reviewing instructions, searching existing data sources, gathering and maintaining the data needed, and completing and reviewing the collection of information. Send comments regarding this burden estimate or any other aspect of this collection of information, including suggestions for reducing the burden, to Department of Defense, Washington Headquarters Services, Directorate for Information Operations and Reports (0704-0188), 1215 Jefferson Davis Highway, Suite 1204, Arlington, VA 22202-4302. Respondents should be aware that notwithstanding any other provision of law, no person shall be subject to any penalty for failing to comply with a collection of information if it does not display a currently valid OMB control number.
PLEASE DO NOT RETURN YOUR FORM TO THE ABOVE ADDRESS.

1. REPORT DATE (DD-MM-YYYY) 09/01/2011		2. REPORT TYPE Final Technical		3. DATES COVERED (From - To) 02/05/2007-04/30/2011	
4. TITLE AND SUBTITLE FREQUENCY-AGILE WIDE-BANDWIDTH POWER INTERFACE TO SUPPORT INCREMENTAL VIRTUAL PROTOTYPING				5a. CONTRACT NUMBER	
				5b. GRANT NUMBER N00014-07-1-0603	
				5c. PROGRAM ELEMENT NUMBER	
				5d. PROJECT NUMBER	
6. AUTHOR(S) Roger A. Dougal Antonello Monti				5e. TASK NUMBER	
				5f. WORK UNIT NUMBER	
7. PERFORMING ORGANIZATION NAME(S) AND ADDRESS(ES) Sponsored Awards Management University of South Carolina 901 Sumter Street, Columbia, SC 29208				8. PERFORMING ORGANIZATION REPORT NUMBER	
9. SPONSORING/MONITORING AGENCY NAME(S) AND ADDRESS(ES) Office of Naval Research ONR Code 331 875 North Randolph St, Arlington, VA 22203-1995				10. SPONSOR/MONITOR'S ACRONYM(S) ONR	
				11. SPONSOR/MONITOR'S REPORT NUMBER(S)	
12. DISTRIBUTION/AVAILABILITY STATEMENT Approved for Public Release; distribution is Unlimited					
13. SUPPLEMENTARY NOTES 20120504036					
14. ABSTRACT In order to make GaN devices applicable in power electronics and best exploit the capabilities and advantages of these devices, the authors have been involved in the design and fabrication of a novel high-speed, low power-loss driver IC for 1A, 100V GaN HFET devices. The gate driver IC, developed at the University of South Carolina, provides a convenient and smart way to use GaN devices in power electronics, as well as making it possible to achieve miniaturization, high efficiency, reliability, and low cost for power systems. Publications resulting from this work describe the design of the driver IC, demonstrate the effectiveness of the new driver IC and the GaN HFET devices in power electronics applications.					
15. SUBJECT TERMS Wide-bandwidth, power interface, virtual prototyping					
16. SECURITY CLASSIFICATION OF:			17. LIMITATION OF ABSTRACT	18. NUMBER OF PAGES	19a. NAME OF RESPONSIBLE PERSON
a. REPORT	b. ABSTRACT	c. THIS PAGE			19b. TELEPHONE NUMBER (include area code)

INSTRUCTIONS FOR COMPLETING SF 298

1. REPORT DATE. Full publication date, including day, month, if available. Must cite at least the year and be Year 2000 compliant, e.g. 30-06-1998; xx-06-1998; xx-xx-1998.

2. REPORT TYPE. State the type of report, such as final, technical, interim, memorandum, master's thesis, progress, quarterly, research, special, group study, etc.

3. DATE COVERED. Indicate the time during which the work was performed and the report was written, e.g., Jun 1997 - Jun 1998; 1-10 Jun 1996; May - Nov 1998; Nov 1998.

4. TITLE. Enter title and subtitle with volume number and part number, if applicable. On classified documents, enter the title classification in parentheses.

5a. CONTRACT NUMBER. Enter all contract numbers as they appear in the report, e.g. F33315-86-C-5159.

5b. GRANT NUMBER. Enter all grant numbers as they appear in the report. e.g. AFOSR-82-1234.

5c. PROGRAM ELEMENT NUMBER. Enter all program element numbers as they appear in the report, e.g. 61101A.

5e. TASK NUMBER. Enter all task numbers as they appear in the report, e.g. 05; RF0330201; T4112.

5f. WORK UNIT NUMBER. Enter all work unit numbers as they appear in the report, e.g. 001; AFAPL30480105.

6. AUTHOR(S). Enter name(s) of person(s) responsible for writing the report, performing the research, or credited with the content of the report. The form of entry is the last name, first name, middle initial, and additional qualifiers separated by commas, e.g. Smith, Richard, J, Jr.

7. PERFORMING ORGANIZATION NAME(S) AND ADDRESS(ES). Self-explanatory.

8. PERFORMING ORGANIZATION REPORT NUMBER. Enter all unique alphanumeric report numbers assigned by the performing organization, e.g. BRL-1234; AFWL-TR-85-4017-Vol-21-PT-2.

9. SPONSORING/MONITORING AGENCY NAME(S) AND ADDRESS(ES). Enter the name and address of the organization(s) financially responsible for and monitoring the work.

10. SPONSOR/MONITOR'S ACRONYM(S). Enter, if available, e.g. BRL, ARDEC, NADC.

11. SPONSOR/MONITOR'S REPORT NUMBER(S). Enter report number as assigned by the sponsoring/monitoring agency, if available, e.g. BRL-TR-829; -215.

12. DISTRIBUTION/AVAILABILITY STATEMENT. Use agency-mandated availability statements to indicate the public availability or distribution limitations of the report. If additional limitations/ restrictions or special markings are indicated, follow agency authorization procedures, e.g. RD/FRD, PROPIN, ITAR, etc. Include copyright information.

13. SUPPLEMENTARY NOTES. Enter information not included elsewhere such as: prepared in cooperation with; translation of; report supersedes; old edition number, etc.

14. ABSTRACT. A brief (approximately 200 words) factual summary of the most significant information.

15. SUBJECT TERMS. Key words or phrases identifying major concepts in the report.

16. SECURITY CLASSIFICATION. Enter security classification in accordance with security classification regulations, e.g. U, C, S, etc. If this form contains classified information, stamp classification level on the top and bottom of this page.

17. LIMITATION OF ABSTRACT. This block must be completed to assign a distribution limitation to the abstract. Enter UU (Unclassified Unlimited) or SAR (Same as Report). An entry in this block is necessary if the abstract is to be limited.

OBJECTIVES

The goal of this project was to develop a wide-bandwidth power converter that could serve as the power interface between a simulation platform and real functioning power hardware. Two technologies were investigated; 1) the mathematical basis for correct and stable operation of power hardware in the loop, including experimental verification, and 2) methods for actually implementing the needed very wideband power interface

The first investigation involves development of metrics to evaluate potential interface design solutions. This evaluation in turn informs the design of a Power- Hardware-In-the-Loop (PHIL) experimental platform for applications up to 25 kVA. The second investigation results in the design and implementation of a high-frequency power converter based on GaN HFET power devices (1A, 100V), including a high-speed, low-power-loss integrated circuit gate driver IC.

SUMMARY OF OUTCOMES

Wide Bandwidth Power Interface for PHIL

Background

Current testing procedures for power electronics converters in electric drives usually comprise a costly and time-consuming process especially when the converters have to be connected to electromechanical systems. Hardware-In-the-Loop (HIL) testing is increasingly recognized as an effective approach to simplifying part of this testing process. In Real-Time HIL platforms, simulation models emulate digital and analog signals that interact with the real hardware being tested. However, HIL techniques are mainly confined to tests on the control section (i.e. electronic boards) since only a signal coupling between the real hardware and the virtual system is provided. A natural extension of the concepts of HIL leads to Power- Hardware-In-the-Loop simulations in which natural couplings (nodes involving the conservation of energy) are established and a significant amount of energy can be virtually exchanged between the simulation software and the hardware being tested [2]. Thus, in a PHIL platform test, power devices, such as electrical machines or loads, can be replaced with their simulated counterparts.

Accomplishments

In [11] a PHIL platform specifically designed to emulate the behavior of an electrical machine in order to perform verification tests on power electronic converters is presented. In [9] we focused on a critical review of the previous experience by pointing out the main deficiencies of the earlier platform and possible upgrades aiming to extend bandwidth, reliability and ease of operations. In [1] an evaluation of two interface design solutions for power hardware-in-the-loop experiments is presented. The evaluation is performed using four figures of merit that focus on both the dynamic and steady-state performances of the interface systems. An analytical process is then used to both compare the different interfaces and, more importantly, to define a design procedure based on an optimization problem. The primary advantage of the proposed approach is that the figures of merits can be calculated by accounting not only for the topology of the interface but also for the structure and characteristics of the controller adopted for the interface itself. In [12][13] and [5] we present the design and the realization of a flexible hardware interface to perform PHIL testing up to 25 kVA. See the full papers for complete details.

GaN Power Converter

Background

For a high-fidelity PHIL interface requires much wider bandwidth than would be required of a converter working at the "design" frequency of, say, 60 Hz new high speed power switches are essential. GaN technology promises to meet the requirements. Rapid development of wide-band III-Nitride semiconductor materials (such as GaN) has been driven by the unique properties of these materials, such as high electron mobility, high saturation velocity, high sheet-carrier concentration at hetero-junction interfaces, and high breakdown voltages. These properties make the use of III-Nitride technology a promising approach for high-power, high temperature and high-speed applications in power electronics. These devices can be extremely useful in industrial power electronic applications and can improve the efficiency and the regulation in AC-DC and DC-DC converters. Unfortunately, the use of wide-band III-Nitride (GaN) devices is currently limited mainly to telecom and low-power applications. The lack of high-frequency drivers is one of the factors preventing their application to power converters such as are needed for the high-fidelity, wide-bandwidth power interface for PHIL applications.

Accomplishments

In order to make GaN devices applicable in power electronics and best exploit the capabilities and advantages of these devices, the authors have designed and fabricated a novel high-speed, low-power-loss driver IC for 1A, 100V GaN HFET devices. The gate driver IC, developed at the University of South Carolina, provides a convenient and smart way to use GaN devices in power electronics, as well as making it possible to achieve miniaturization, high efficiency, reliability, and low cost for power systems. The design of the driver IC has been introduced in [7][8][3][10]. In [6], we discussed the effectiveness of the new driver IC and the GaN HFET devices in power electronics applications. The design and the experimental measurements of a high-speed, low power-loss power system, based upon the H-Bridge topology is discussed in [14]. In [4] the improvements in the design and the implementation of the IC are presented. In [14] a full overview is presented. See the full papers for complete details.

PAPERS:

Journal:

1. Santiago Lentijo, Salvatore D'Arco, and Antonello Monti, "Comparing the Dynamic Performances of Power Hardware-in-the-Loop Interfaces" IEEE Transactions On Industrial Electronics, VOL. 57, NO. 4, APRIL 2010
2. Alain Bouscayrol, Antonello Monti, Michael Steurer, "Guest Editorial", IEEE Transactions On Industrial Electronics, vol. 57, no. 4, April 2010
3. Bo Wang, Naveen Tipirneni, Marco Riva, Antonello Monti, Grigory Simin and Enrico Santi, "An Efficient High-Frequency Drive Circuit for GaN Power HFETs" IEEE Transactions On Industry Applications, VOL. 45, NO. 2, MARCH/APRIL 2009
4. Bo Wang, Marco Riva, Jason D. Bakos, Antonello Monti "Integrated Circuit Implementation for a GaN HFET Driver Circuit" IEEE Transactions On Industry Applications, VOL. 46, NO. 5, September/October 2010

Conference:

5. A. Benigni, A. Helmedag, A.M.E. Abdalrahman, G. Pilatowicz and A. Monti "FlePS: a Power Interface for Power Hardware In The Loop" EPE'11 ECCE Europe Power Electronics and Adjustable Speed Drives 30 August to 1 September 2011, Birmingham UK.
6. B. Wang, A. Monti, M. Riva "A High-Speed H-Bridge Circuit Based on GaN HFETs and custom resonant gate drivers" IEEE Energy Conversion Congress and Exposition, 2009. ECCE 2009. Page(s): 973 – 978
7. B. Wang, M. Riva, J. Bakos, A. Monti, "Integrated Circuit Implementation for a GaN HFETs Driver Circuit", in Proc. 2008 Applied Power Electronic Conference (APEC), pp. 901 – 906
8. B.Wang, N. Tipirneni, M.Riva, A.Monti, G.Simin, E. Santi, "A Resonant Drive Circuit for GaN Power MOSHFET" in Proc. 2006 IEEE Industry Application Conference , pp. 364 - 368
9. A. Monti, S. D'Arco, A. Deshmukh, "A New Architecture for Low Cost Power Hardware in the Loop Testing of Power Electronics Equipments" IEEE International Symposium on Industrial Electronics, 2008. ISIE 2008. Page(s): 2183 – 2188
10. N. Tipirneni, B. Wang, A. Monti and G. Simin "AlGaIn/GaN Bidirectional Power Switch" 65th Annual Device Research Conference, 2007. Page(s): 97 – 98
11. A. Monti, S. D'Arco, Y. Work, A. Lentini "A Virtual Testing Facility for Elevator and Escalator Systems" IEEE Power Electronics Specialists Conference, 2007. PESC 2007. Page(s): 820 – 825

Thesis/dissertation:

Masters Theses:

12. Grzegorz Pilatowicz "Control Design for a High Frequency Power Hardware-In-The-Loop Interface." (2010). Theses and Dissertations. RWTH Aachen University. Paper 98.
13. Adil M.E. Abdalrahman "Sizing of a Power Electronic Converter for Power Hardware-in-the-Loop Simulation." (2010). RWTH Aachen University. Paper 83.

Phd Dissertations

14. Wang, Bo, "Wide Bandwidth Control Electronics for GAN-Based Pebbs" (2009).
Theses and Dissertations. University of South Carolina. Paper 106.
<http://scholarcommons.sc.edu/etd/106>

Publications

Publications or Reports (May 2011 – August 2011).

Journals: 1

Book or Chapters: none

Technical Reports / Presentations: 1

Workshops: none

Inventions: none

Honors and Invitations: none

Personnel Statistics: (May 2011 – August 2011)

Total Number of Co-PIs: 0

Number of Woman Co-PIs: 0

Number of Minority Co-PIs 0

Total No of research faculty working on the grant: 0

Number of Woman Co-PIs: 0

Number of Minority Co-PIs 0

Total No of students working on the grant: 4

Number of Graduate Students: 1

Number of Woman Grad Students: 0

Number of Minority Grad Students: 0

Number of Under Graduate Students: 3

Number of Woman Under Grad Students: 1

Number of Minority Under Grad Students 0

Total Post Docs: 1

Number of Woman Post Docs: 0

Number of Minority Post Docs 0

No of degrees Granted during this report Period: 1